



## Power MOSFET

PRODUCT SUMMARY	
V <sub>DS</sub> (V)	600
R <sub>DSD(on)</sub> (Ω)	V <sub>GS</sub> = 10 V      2.2
Q <sub>g</sub> (Max.) (nC)	31
Q <sub>gs</sub> (nC)	4.6
Q <sub>gd</sub> (nC)	17
Configuration	Single



### FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- Compliant to RoHS Directive 2002/95/EC


**RoHS\***  
COMPLIANT

### DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220AB package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220AB contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION	
Package	TO-220AB
Lead (Pb)-free	IRFBC30PbF SiHFBC30-E3
SnPb	IRFBC30 SiHFBC30

ABSOLUTE MAXIMUM RATINGS (T <sub>C</sub> = 25 °C, unless otherwise noted)				
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V <sub>DS</sub>	600	
Gate-Source Voltage		V <sub>GS</sub>	± 20	V
Continuous Drain Current	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 25 °C	I <sub>D</sub>	A
		T <sub>C</sub> = 100 °C	2.3	
Pulsed Drain Current <sup>a</sup>		I <sub>DM</sub>	14	
Linear Derating Factor			0.59	W/°C
Single Pulse Avalanche Energy <sup>b</sup>		E <sub>AS</sub>	290	mJ
Repetitive Avalanche Current <sup>a</sup>		I <sub>AR</sub>	3.6	A
Repetitive Avalanche Energy <sup>a</sup>		E <sub>AR</sub>	7.4	mJ
Maximum Power Dissipation	T <sub>C</sub> = 25 °C	P <sub>D</sub>	74	W
Peak Diode Recovery dV/dt <sup>c</sup>		dV/dt	3.0	V/ns
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for 10 s		300 <sup>d</sup>	
Mounting Torque	6-32 or M3 screw		10	lbf · in
			1.1	N · m

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. V<sub>DD</sub> = 50 V, starting T<sub>J</sub> = 25 °C, L = 41 mH, R<sub>g</sub> = 25 Ω, I<sub>AS</sub> = 3.6 A (see fig. 12).

c. I<sub>SD</sub> ≤ 3.6 A, dI/dt ≤ 60 A/μs, V<sub>DD</sub> ≤ V<sub>DS</sub>, T<sub>J</sub> ≤ 150 °C.

d. 1.6 mm from case.

\* Pb containing terminations are not RoHS compliant, exemptions may apply

**THERMAL RESISTANCE RATINGS**

PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	$R_{thJA}$	-	62	°C/W
Case-to-Sink, Flat, Greased Surface	$R_{thCS}$	0.50	-	
Maximum Junction-to-Case (Drain)	$R_{thJC}$	-	1.7	





**SPECIFICATIONS** ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
<b>Static</b>								
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}$	$I_D = 250 \mu\text{A}$	600	-	-	V	
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to $25^\circ\text{C}$ , $I_D = 1 \text{ mA}$		-	0.62	-	$\text{V}/^\circ\text{C}$	
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}$		2.0	-	4.0	V	
Gate-Source Leakage	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}$		-	-	$\pm 100$	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 600 \text{ V}$ , $V_{GS} = 0 \text{ V}$		-	-	100	$\mu\text{A}$	
		$V_{DS} = 480 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $T_J = 125^\circ\text{C}$		-	-	500		
Drain Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = 10 \text{ V}$	$I_D = 2.2 \text{ A}^b$	-	-	2.2	$\Omega$	
Forward Transconductance	$g_{fs}$	$V_{DS} = 100 \text{ V}$ , $I_D = 2.2 \text{ A}^b$		2.5	-	-	S	
<b>Dynamic</b>								
Input Capacitance	$C_{iss}$	$V_{GS} = 0 \text{ V}$ , $V_{DS} = 25 \text{ V}$ , $f = 1.0 \text{ MHz}$ , see fig. 5		-	660	-	pF	
Output Capacitance	$C_{oss}$			-	86	-		
Reverse Transfer Capacitance	$C_{rss}$			-	19	-		
Total Gate Charge	$Q_g$	$V_{GS} = 10 \text{ V}$	$I_D = 3.6 \text{ A}$ , $V_{DS} = 360 \text{ V}$ , see fig. 6 and 13 <sup>b</sup>	-	-	31	nC	
Gate-Source Charge	$Q_{gs}$			-	-	4.6		
Gate-Drain Charge	$Q_{gd}$			-	-	17		
Turn-On Delay Time	$t_{d(on)}$			-	11	-		
Rise Time	$t_r$	$V_{DD} = 300 \text{ V}$ , $I_D = 3.6 \text{ A}$ , $R_g = 12 \Omega$ , $R_D = 82 \Omega$ , see fig. 10 <sup>b</sup>		-	13	-	ns	
Turn-Off Delay Time	$t_{d(off)}$			-	35	-		
Fall Time	$t_f$			-	14	-		
Internal Drain Inductance	$L_D$			-	4.5	-		
Internal Source Inductance	$L_S$	Between lead, 6 mm (0.25") from package and center of die contact		-	7.5	-	nH	
<b>Drain-Source Body Diode Characteristics</b>								
Continuous Source-Drain Diode Current	$I_S$	MOSFET symbol showing the integral reverse p - n junction diode		-	-	3.6	A	
Pulsed Diode Forward Current <sup>a</sup>	$I_{SM}$			-	-	14		
Body Diode Voltage	$V_{SD}$	$T_J = 25^\circ\text{C}$ , $I_S = 3.6 \text{ A}$ , $V_{GS} = 0 \text{ V}^b$		-	-	1.6	V	
Body Diode Reverse Recovery Time	$t_{rr}$	$T_J = 25^\circ\text{C}$ , $I_F = 3.6 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}^b$		-	370	810	ns	
Body Diode Reverse Recovery Charge	$Q_{rr}$			-	2.0	4.2	$\mu\text{C}$	
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S$ and $L_D$ )						

**Notes**

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width  $\leq 300 \mu\text{s}$ ; duty cycle  $\leq 2\%$ .

**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)

**Fig. 1 - Typical Output Characteristics,  $T_C = 25^\circ\text{C}$** 

**Fig. 3 - Typical Transfer Characteristics**

**Fig. 2 - Typical Output Characteristics,  $T_C = 150^\circ\text{C}$** 

**Fig. 4 - Normalized On-Resistance vs. Temperature**




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit


**Fig. 14 - For N-Channel**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppg?91110](http://www.vishay.com/ppg?91110).

### TO-220-1



DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	4.24	4.65	0.167	0.183
b	0.69	1.02	0.027	0.040
b(1)	1.14	1.78	0.045	0.070
c	0.36	0.61	0.014	0.024
D	14.33	15.85	0.564	0.624
E	9.96	10.52	0.392	0.414
e	2.41	2.67	0.095	0.105
e(1)	4.88	5.28	0.192	0.208
F	1.14	1.40	0.045	0.055
H(1)	6.10	6.71	0.240	0.264
J(1)	2.41	2.92	0.095	0.115
L	13.36	14.40	0.526	0.567
L(1)	3.33	4.04	0.131	0.159
Ø P	3.53	3.94	0.139	0.155
Q	2.54	3.00	0.100	0.118

ECN: X15-0364-Rev. C, 14-Dec-15  
DWG: 6031

**Note**

- $M^*$  = 0.052 inches to 0.064 inches (dimension including protrusion), heatsink hole for HVM

#### Package Picture

ASE	Xi'an

ASE	Xi'an

