# Designer's™ Data Sheet SWITCHMODE Series NPN Silicon Power Transistors

These devices are designed for high–voltage, high–speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V SWITCHMODE applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits. SPECIFICATION FEATURES:

- Reverse Biased SOA with Inductive Loads @  $T_C = 100^{\circ}C$
- Inductive Switching Matrix 0.5 to 1.5 Amp, 25 and 100°C
  ... t<sub>c</sub> @ 1 A, 100°C is 290 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.



\*Motorola Preferred Device

1.5 AMPERE NPN SILICON POWER TRANSISTORS 300 AND 400 VOLTS 40 WATTS



#### MAXIMUM RATINGS

Rating	Symbol	MJE13002	MJE13003	Unit
Collector–Emitter Voltage	V <sub>CEO(sus)</sub>	300	400	Vdc
Collector-Emitter Voltage	VCEV	600 700		Vdc
Emitter Base Voltage	V <sub>EBO</sub>	ç	Vdc	
Collector Current — Continuous — Peak (1)	IC ICM	1.	Adc	
Base Current — Continuous — Peak (1)	I <sub>B</sub> IBM	0. <sup>-</sup> 1.	Adc	
Emitter Current — Continuous — Peak (1)	IE IEM	2.: 4.	Adc	
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C	PD	1.4 11.2		Watts mW/°C
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	40 320		Watts mW/°C
Operating and Storage Junction Temperature Range	TJ, T <sub>stg</sub>	-65 to	°C	

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R <sub>θJC</sub>	3.12	°C/W
Thermal Resistance, Junction to Ambient	R <sub>0JA</sub>	89	°C/W
Maximum Load Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	т∟	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq$  10%.

**Designer's Data for "Worst Case" Conditions** — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

Designer's and SWITCHMODE are trademarks of Motorola, Inc.

REV 4



© Motorola, Inc. 1995

# **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS (1)						
Collector–Emitter Sustaining Voltage (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0) MJE13002 MJE13003	V <sub>CEO(sus)</sub>	300 400			Vdc	
Collector Cutoff Current (V <sub>CEV</sub> = Rated Value, V <sub>BE(off)</sub> = 1.5 Vdc) (V <sub>CEV</sub> = Rated Value, V <sub>BE(off)</sub> = 1.5 Vdc, T <sub>C</sub> = 100°C)	ICEV			1 5	mAdc	
Emitter Cutoff Current (V <sub>EB</sub> = 9 Vdc, I <sub>C</sub> = 0)	IEBO	-	—	1	mAdc	
SECOND BREAKDOWN						
Second Breakdown Collector Current with bass forward biased	I <sub>S/b</sub>	See Figure 11				
Clamped Inductive SOA with base reverse biased	RBSOA	See Figure 12				
ON CHARACTERISTICS (1)						
DC Current Gain $(I_C = 0.5 \text{ Adc}, V_{CE} = 2 \text{ Vdc})$ $(I_C = 1 \text{ Adc}, V_{CE} = 2 \text{ Vdc})$	hFE	8 5	_	40 25	—	
Collector-Emitter Saturation Voltage $(I_C = 0.5 \text{ Adc}, I_B = 0.1 \text{ Adc})$ $(I_C = 1 \text{ Adc}, I_B = 0.25 \text{ Adc})$ $(I_C = 1.5 \text{ Adc}, I_B = 0.5 \text{ Adc})$ $(I_C = 1 \text{ Adc}, I_B = 0.25 \text{ Adc}, T_C = 100^{\circ}\text{C})$	VCE(sat)			0.5 1 3 1	Vdc	
Base-Emitter Saturation Voltage $(I_C = 0.5 \text{ Adc}, I_B = 0.1 \text{ Adc})$ $(I_C = 1 \text{ Adc}, I_B = 0.25 \text{ Adc})$ $(I_C = 1 \text{ Adc}, I_B = 0.25 \text{ Adc}, T_C = 100^{\circ}\text{C})$	V <sub>BE(sat)</sub>			1 1.2 1.1	Vdc	
DYNAMIC CHARACTERISTICS						

Current–Gain — Bandwid (I <sub>C</sub> = 100 mAdc, V <sub>CE</sub> =	fT	4	10	—	MHz	
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0,	C <sub>ob</sub>	—	21	_	pF	
SWITCHING CHARACTER	RISTICS				-	
Resistive Load (Table 1)	)					
Delay Time		td	—	0.05	0.1	μs
Rise Time	$(V_{CC} = 125 \text{ Vdc}, I_{C} = 1 \text{ A}, I_{B1} = I_{B2} = 0.2 \text{ A}, t_{p} = 25 \mu \text{s}, Duty Cycle \le 1\%)$	t <sub>r</sub>	—	0.5	1	μs
Storage Time		ts	—	2	4	μs
Fall Time		t <sub>f</sub>	—	0.4	0.7	μs
Inductive Load, Clampe	ed (Table 1, Figure 13)	-				
Storage Time		t <sub>sv</sub>	—	1.7	4	μs
Crossover Time	$   _{C} = 1 \text{ A}, V_{Clamp} = 300 \text{ Vdc},$ $  _{B1} = 0.2 \text{ A}, V_{BE(off)} = 5 \text{ Vdc}, T_{C} = 100^{\circ}\text{C})$	t <sub>C</sub>	—	0.29	0.75	μs
Fall Time		t <sub>fi</sub>	_	0.15		μs

(1) Pulse Test: PW = 300  $\mu$ s, Duty Cycle  $\leq$  2%.



#### Figure 3. Base–Emitter Voltage

## Figure 4. Collector–Emitter Saturation Region





**Table 1. Test Conditions for Dynamic Performance** 

for desired IB and IC



**Table 2. Typical Inductive Switching Performance** 

I <sub>C</sub>	TC	t <sub>sv</sub>	t <sub>rv</sub>	t <sub>fi</sub>	t <sub>ti</sub>	t <sub>c</sub>
AMP	°C	μs	μs	μs	μs	μs
0.5	25	1.3	0.23	0.30	0.35	0.30
	100	1.6	0.26	0.30	0.40	0.36
1	25	1.5	0.10	0.14	0.05	0.16
	100	1.7	0.13	0.26	0.06	0.29
1.5	25	1.8	0.07	0.10	0.05	0.16
	100	3	0.08	0.22	0.08	0.28

NOTE: All Data Recorded in the Inductive Switching Circuit in Table 1

TIME

**Figure 7. Inductive Switching Measurements** 

#### SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t<sub>SV</sub> = Voltage Storage Time, 90% I<sub>B1</sub> to 10% V<sub>clamp</sub>

$$t_{rv}$$
 = Voltage Rise Time, 10–90% V<sub>clamp</sub>

t<sub>fi</sub> = Current Fall Time, 90-10% IC

t<sub>ti</sub> = Current Tail, 10–2% IC

 $t_c$  = Crossover Time, 10% V<sub>clamp</sub> to 10% I<sub>C</sub>

An enlarged portion of the inductive switching waveforms is

shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

 $P_{SWT} = 1/2 V_{CC} I_C(t_c) f$ 

In general,  $t_{rv} + t_{fi} \simeq t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.



## **RESISTIVE SWITCHING PERFORMANCE**

![](_page_4_Figure_16.jpeg)

0.5 0.7 1 0.02 0.03 0.05 0.07 0.1 0.2 0.3

IC, COLLECTOR CURRENT (AMP)

#### Figure 8. Turn–On Time

Figure 9. Turn–Off Time

IC, COLLECTOR CURRENT (AMP)

![](_page_4_Figure_21.jpeg)

**Figure 10. Thermal Response** 

2

The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

![](_page_5_Figure_2.jpeg)

Figure 11. Active Region Safe Operating Area

![](_page_5_Figure_4.jpeg)

# SAFE OPERATING AREA INFORMATION

#### **FORWARD BIAS**

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_{C} - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on  $T_C = 25^{\circ}C$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \ge 25^{\circ}C$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

 $T_{J(pk)}$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

#### **REVERSE BIAS**

For inductive loads, high voltage and high current must be sustained simultaneously during turn–off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage–current conditions during reverse biased turn–off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives RBSOA characteristics.

Figure 12. Reverse Bias Safe Operating Area

![](_page_5_Figure_13.jpeg)

Figure 13. Forward Bias Power Derating

# **PACKAGE DIMENSIONS**

![](_page_6_Figure_2.jpeg)